Smart-Card Architectures

June 1996 / International Features / A Computer in Your Wallet / Smart-Card Architectures

Microprocessor cards are based on an 8-bit microprocessor with an OS in ROM and 96 to 512 KB of RAM. For nonvolatile memory, they use up to 16 K B of EEPROM. High-security cards also deploy a dedicated cryptography coprocessor.
Contactless cards add an analog front end to the smart card's logic and memory components. Digital and analog components reside on a single card without interference. Industry observers say that next-generation smart cards will integrate contactless and contact technology so that one card will work with all readers.

Smart-Card Architectures
illustration_link (8 Kbytes)
Smart cards offer a variety of security procedures to fit specific applications.

Up to the International Features section contents

Go to previous article: Smart-Card Architectures

Go to next article: Smart-Card Transactions

Matthew Wilson
My approach to software engineering is far more pragmatic than it is theoretical--and no language better exemplifies this than C++.

more...

BYTE Digest editors every month analyze and evaluate the best articles from Information Week, EE Times, Dr. Dobb's Journal, Network Computing, Sys Admin, and dozens of other CMP publications—bringing you critical news and information about wireless communication, computer security, software development, embedded systems, and more!

Find out more

BYTE CD-ROM

NOW, on one CD-ROM, you can instantly access more than 8 years of BYTE.

The Best of BYTE
Volume 1: Programming Languages

In this issue of Best of BYTE, we bring together some of the leading programming language designers and implementors...

Copyright © 2005 CMP Media LLC, Privacy Policy, Your California Privacy rights, Terms of Service
Site comments: webmaster@byte.com
SDMG Web Sites: BYTE.com, C/C++ Users Journal, Dr. Dobb's Journal, MSDN Magazine, New Architect, SD Expo, SD Magazine, Sys Admin, The Perl Journal, UnixReview.com, Windows Developer Network