ASIC Verification Tool

May 1997 / What's New / ASIC Verification Tool

EagleV (node-locked license, $30,000; floating license, $35,000) allows embedded-systems designers to verify the ASIC-design interaction with the rest of the hardware before they build hardware prototypes. EagleV supports multiple hardware descriptions, such as VHDL, Verilog, Behavioral HDL, RTL, and gate-level models, plus C models. In addition, EagleV supports a library of popular virtual software-processor models, including ARM, Intel 960 and x86, and Motorola 68040 and PowerPC microprocessors.
Contact:  Eagle Design Automation, Inc., Beaverton, OR

Phone:    503-520-2300

Internet: 
http:/
/www.eagledes.com


Circle 1003 on Inquiry Card.

HotBYTEs
 - information on products covered or advertised in BYTE

Matthew Wilson
My approach to software engineering is far more pragmatic than it is theoretical--and no language better exemplifies this than C++.

more...

BYTE Digest editors every month analyze and evaluate the best articles from Information Week, EE Times, Dr. Dobb's Journal, Network Computing, Sys Admin, and dozens of other CMP publications—bringing you critical news and information about wireless communication, computer security, software development, embedded systems, and more!

Find out more

BYTE CD-ROM

NOW, on one CD-ROM, you can instantly access more than 8 years of BYTE.

The Best of BYTE
Volume 1: Programming Languages

In this issue of Best of BYTE, we bring together some of the leading programming language designers and implementors...

Copyright © 2005 CMP Media LLC, Privacy Policy, Your California Privacy rights, Terms of Service
Site comments: webmaster@byte.com
SDMG Web Sites: BYTE.com, C/C++ Users Journal, Dr. Dobb's Journal, MSDN Magazine, New Architect, SD Expo, SD Magazine, Sys Admin, The Perl Journal, UnixReview.com, Windows Developer Network